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Figure 1.1: A MOS 6502 microprocessor.1
The MOS 6502 is an 8-bit microprocessor released in 1975 by MOS Tech-
nology. It is notable for being wildly inexpensive compared to other micro-
processors of the era, and as such, was incorporated in some form or another
across important systems of the time, such as the Apple II, Commodore 64, and
Nintendo Entertainment System (NES). While 6502s are no longer common in
home computers or consoles, updated versions of the processor are still used
quite frequently in the embedded systems industry.
This paper will go in detail about how to emulate a 6502 microprocessor
on a modern computer. The meaning of emulate in this case, is to reproduce
the functionality. There is certainly more than way to go about emulating a
processor, but this paper is primarily focused on the behavior of the CPU, rather
than simulating transistors in software.
No CPU exists in a void, and so it is often helpful to view an emulated
processor in the context of other hardware. As such, this paper will also discuss
a slight variant of the MOS 6502, called the Ricoh 2A03, or RP2A03, which
is the processor used in the original Nintendo Entertainment System (NES).
1. Appaloosa, KL MOS 6502, 2008, JPG, 1350x675, https://commons.wikimedia.org/wiki/
File:KL_MOS_6502.jpg
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This processor was heavily based upon the original 6502, and only has 2 real
differences: 1. It lacks the 6502’s decimal mode, and 2. There is an audio
processing unit (or APU) contained on the chip. Luckily, in emulation, it is
easy enough to treat the APU as though it is it’s own, separate chip. This
paper will also still talk about what decimal mode is, even if it is not utilized
on the NES.
2 Base 16 & Hexadecimal Notation
In day to day activities, most people tend to use the base 10 number system.
This is the numbering system everyone is taught in school, and consists of
digits 0-9. Base 16, is just another numbering system, but rather than having
10 unique digits, it has 16. The extra digits are represented with with the letters
A-F. Refer to the following table to see how this conversion from base 10 to base
16 works.
Base 10 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Base 16 0 1 2 3 4 5 6 7 8 9 A B C D E F 10
Figure 2.1: Conversion of base 10 to base 16.
Hexadecimal notation then is used to distinguish base 16 numbers from
base 10 numbers. In this paper, any numbers prefixed with ’0x’ or ’$’ will be
hexadecimal numbers (i.e. 0xff, $ff). If they are not prefixed with this, the reader
may assume the value is a base 10 number (i.e. 255). Hexadecimal notation
is used very often by computer engineers and programmers alike. It provides a
meaningful value to the individual, while also being very easy to convert into
binary.2 After all, binary numbers are the only values CPUs actually operate
on, though large binary numbers are often difficult to interpret right away.




Figure 3.1: High level layout of NES hardware.
This section will cover how the CPU interfaces with the other devices in the
Nintendo Entertainment System. This will help provide a better understanding
of where the CPU is reading and writing data to. Figure 3.1 (above) provides
a good overview of how all the devices are connected to one another.
3.1 The Main Bus
In physical hardware, a bus is nothing more than a series of wires, or traces
on a motherboard which connect all the hardware components, and acts as
a means of communication between devices. Different components are placed
along different address spaces of the bus. This practice is known as memory
mapping, and is essential in ensuring the processor can read/write to and from
valid memory locations.





Figure 3.2: NES memory map.3
Figure 3.2 shows where each device is mapped to on the bus. In reality, the
memory map is slightly more complicated, as some devices may also have mir-
rored addresses. For instance, the addresses between 0x0800 and 0x0fff (0x0800
bytes in size), mirror the address space of the RAM. Keen readers may also
notice that the addresses goes from 0x0000 all the way up to 0xffff, which is a
64kb address space. But the 6502 (RP2A03) is only an 8-bit processor! Well,
while the CPU can only operate on 8-bit numbers, it still uses 16-bit addressing.
3. "CPU memory map", Nesdev Wiki, Nes Dev, November 30 2019, April 24 2020, https:
//wiki.nesdev.com/w/index.php/CPU_memory_map
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If it only used 8-bit addressing, the total address space would be limited to just
256 bytes (0x00 to 0xff), which is quite small.
3.2 RAM
Random access memory, or RAM, is a form of fast, volatile computer memory.
Any kind of volatile memory means it must have continuous power to retain
the data it has stored. If it loses power (for instance, if the NES were turned
off), then all contents of the RAM would be lost. RAM is great for temporary
storage, though, because it is very fast compared to non-volatile memory, such
as disks or read only memory (ROM).
3.3 APU
The audio processing unit, or APU handles all sounds and music on the NES.
Figure 3.1 shows the APU being connected to the bus, though as previously
mentioned, the RP2A03 processor actually contains the APU. That being said,
the APU is still accessed like any other device connected to the bus, and so it is
helpful to simply visualize it as being connected to the bus directly. The APU
in the NES has 5 voices: 1 voice for noise, 1 triangle wave voice, 2 pulse wave
voices, and finally, 1 voice for sample playback. It is impossible to change the
voices on the APU, as they are hard-coded into the chip.
3.4 PPU
The picture processing unit, or PPU, is essentially a very primitive graphics
card. It handles physically rendering pixels to the screen. The PPU is almost
like a co-processor, but used specifically for graphics rendering. The PPU also
has it’s own bus, which it uses to access and store graphics related data.
3.4.1 The PPU Bus
The PPU bus is only accessible by the PPU. It’s a 16kb address space (0x0000-
0x3fff) which contains some graphics specific memory locations for the PPU.
The pattern tables store all the shapes and tiles which make up the sprites
and backgrounds for any given game.4 The nametables are used to layout the
background tiles for a game in the correct order.5 Finally, the palette RAM
is used to store what color palette the background tiles will use, as well as the
color palette for the game sprites.
3.5 OAM
The OAM, or object attribute memory, is a special address space contained
within the PPU which is directly accessible by the CPU. The OAM is responsible
for keeping track of where sprites get rendered on the screen. Looking at Figure
3.2, the CPU only has 8 addresses to communicate with the PPU on the bus.
Effectively, this means that communicating with the PPU on the bus is not very
4. "PPU pattern tables", Nesdev Wiki, Nes Dev, October 17 2015, April 24 2020, https:
//wiki.nesdev.com/w/index.php/PPU_pattern_tables
5. "PPU nametables", Nesdev Wiki, Nes Dev, January 29 2019, April 24 2020, https://
wiki.nesdev.com/w/index.php/PPU_nametables
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fast. The OAM solves this issue by providing a form of direct memory access
for both the CPU and PPU, speeding up communication considerably.
3.6 Cartridge Space & Mappers
Figure 3.3: An NES game cartridge.6
The cartridge address space is of course where the CPU reads in game data
from the actual game cartridge. When a game cartridge gets plugged into the
system, it’s ROM, or read-only memory, will become available to the CPU
automatically. Later NES games also contained what are known as mappers.
Mappers allow the CPU to configure certain aspects of the cartridge to allow
for a practice called memory banking. This was useful for allowing games to
be created that used over 40kb of memory.7 Remember that there is a fixed
address space for accessing the cartridge (see Figure 3.2). With a mapper, you
can have two different memory spaces inside the cartridge. Then, the CPU can
tell the mapper which memory space to map onto. From the perspective of the
CPU, it is still reading the same addresses on the bus, but getting different data
depending on where the mapper is mapped to inside the game cartridge.
6. NES-Ice-Climber-Cartridge, 2017, JPG, 1394x1586, http://pristavki.com/wp-content/
uploads/2017/07/NES-Ice-Climber-Cartridge.jpg
7. "Mapper", Nesdev Wiki, Nes Dev, Febuary 16 2020, April 24 2020, https://wiki.nesdev.
com/w/index.php/Mapper
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4 Implementing the 6502
This section will discuss how to implement the MOS 6502 microprocessor with
real code examples in C/C++.
4.1 6502 Assembly
Figure 4.1: Table of assembly instructions, their addressing modes, and corre-
sponding opcodes.9
Shown in Figure 4.1 above, is essentially what needs to be implemented for
our MOS 6502 emulator to work. It details each and every assembly instruction,
it’s addressing mode, and it’s corresponding opcode. This paper will not go into
detail about every single instruction, as many are quite trivial. For instance, the
CLC instruction simply clears the carry bit of the status register. In addition,
many instructions are very similar to others, and generally follow the same
format of execution. This paper will still give examples of some instructions, as
well as lists of the instructions which follow a similar format to the examples.
9. "R650X and R651X Microprocessors (CPU)", 6502.org, Rockwell, June 1987, April 24
2020, http://archive.6502.org/datasheets/rockwell_r650x_r651x.pdf, Page 10
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4.2 Registers
The 6502 has a total of 6 registers: the accumulator, the X register, the Y
register, the stack pointer, the program counter, and the status register. The
X and Y registers are general purpose registers which can be used for anything.
The accumulator is typically used for mathematical operations. For instance,
the ADC (Add with Carry) and SBC (Subtract with Carry) instructions will
operate directly on the accumulator. The stack pointer is a special register
which stores the memory location of the stack. The program counter is another
special register. It is a pointer to a memory location which tells the CPU where
to fetch the next instruction from. Finally, the status register holds information
about previously executed instructions in the form of flags. All the registers are
8-bits in size, or 1 byte, except for the program counter which is 16-bits (or 2
bytes). A 16-bit program counter is what allows the 6502 to address a full 64kb
of memory. An appropriate implementation of these registers in code should
resemble the following:
1 uint16_t pc ; // Program counter
2 uint8_t sp ; // Stack po in t e r
3 uint8_t a ; // Accumulator
4 uint8_t x ; // X r e g i s t e r
5 uint8_t y ; // Y r e g i s t e r
6 uint8_t s t ; // Status r e g i s t e r
4.3 Fetch Execute Cycle
The processor of course needs a way to fetch instructions from somewhere so
that it can execute them. For the purpose of this paper, the processor will only
access RAM, which will be in the form of a large array. A program can be
placed into this memory, and then be read and executed by the CPU.
1 uint8_t ram [ 6 4 0 0 0 ] ; // Global v a r i a b l e f o r the RAM (64kb )
Now that there is somewhere to fetch instructions from, there needs to be a
way to execute them. Below is a reset and tick function. The reset() function
will reset the CPU and start executing code at the provided address (also known
as the reset vector). The reset() function is not fully implemented here, though.
This will become fully implemented later on when the opcode table is discussed.
The tick() function will actually run the clock. The implementation here is not
clock cycle accurate, meaning that the instruction will be executed in 1 emulated
cycle. However, each instruction must still execute the correct amount of cycles.
7
1 uint8_t c y c l e s ; // Global v a r i a b l e to s t o r e c y c l e s




5 t i c k ( )
6 Runs the c l o ck
7 ∗/
8 void t i c k ( ) {
9 whi le ( c y c l e s != 0) {





15 r e s e t ( )
16 Resets the CPU to s t a r t execut ing
17 code at the provided r e s e t vec to r
18 ∗/
19 void r e s e t ( uint16_t vec to r ) {
20 pc = vecto r ;
21 t i c k ( ) ;
22 }
Now, the original 6502 typically ran between 1 MHz and 3 MHz10, depend-
ing on the system. The RP2A03 in the NES ran at 1.79 MHz. A conversion
from MHz to seconds (or in this case nanoseconds) must be done in order to
implement this slowdown in the code. In this case, 1.79 MHz is approximately
558.65922 nanoseconds. Using some C++ methods, it’s easy to implement this
speed in the while loop.
1 whi le ( c y c l e s != 0) {
2 cyc l e s −−;
3 std : : th i s_thread : : s l e ep_fo r ( std : : chrono : : durat ion<double , s td : :
r a t i o <1 ,1000000000>>(558.65922) ) ;
4 }
4.4 Status Flags
There are 7 flags that are utilized in the MOS 6502, and they are all contained in
the status register. The first is the Carry Flag. This flag gets set after the ADC
or SBC instructions, if a carry is detected. Next is the Zero Flag, which gets set
if the result of the previous instruction was 0. The Interrupt Disable Flag, when
set, will disable interrupts (except for non-maskable interrupts which can never
be disabled). The Decimal Flag, when set, will force some instructions to use
"...binary-coded decimal representation to make base 10 calculations easier".11
The Overflow Flag is set if an overflow is detected after an ADC or SBC
instruction. Finally there is the Negative Flag which is set to the 7th bit of
most instructions that return a value. This is to indicate that the result of
the instruction may be negative, since the 6502 uses a technique called two’s
compliment to store negative numbers.12 There are two bits left in the status
10. "R650X and R651X Microprocessors (CPU)", 6502.org, Rockwell, June 1987, April 24
2020, http://archive.6502.org/datasheets/rockwell_r650x_r651x.pdf, Page 1
11. "Status flags", Nesdev Wiki, Nes Dev, March 10 2019, April 24 2020, https://wiki.nesdev.
com/w/index.php/Status_flags
12. For additional information, see https://www.cs.cornell.edu/~tomf/notes/cps104/
twoscomp.html
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register for flags. One of these is referred to as The B Flag, and is set if the
BRK (Break) instruction has been executed. The last bit is simply unused
with no designation.
There’s some extra work for implementing the flags in the status register
now. In hardware, the status register is in fact 1 byte in size, however, the
different flags in the register are only 1 bit each. Unfortunately, there is no
uint1_t type, so there are multiple ways to approach this. One method, is to
simply store each flag in it’s own variable. Each variable flag would still take
up a full 8-bits however, and so a better solution would be to construct a mask
to extract the bit we want from a single 8-bit variable. Below is how the flags










|+-- I: Interrupt Disable
+-- D: Decimal
So, to get a specific bit, a mask is constructed and used to perform a bitwise
AND (&) on the status register. For instance, if a binary mask of 01000000b
(0x40 in hex) is used, a value of 0x40 or 0x00 will be returned. The value of
0x40 will indicate that the overflow flag has been set, and a value for 0x00 (for
any given flag), will indicate it is not set.
Example where the overflow flag is set:
st 01000101b
mask 01000000b &
result 01000000b = 0x40
Example where the overflow flag is not set:
st 00000101b
mask 01000000b &
result 00000000b = 0x00
9
Below is an example of a subroutine to extract a flag from the status register:
1 uint8_t get_f lag ( char f l a g ) {
2 switch ( f l a g ) {
3 case ’ c ’ : r e turn ( s t & ( uint8_t ) 0x01 ) ; // Mask : 00000001b
4 case ’ z ’ : r e turn ( s t & ( uint8_t ) 0x02 ) ; // Mask : 00000010b
5 case ’ i ’ : r e turn ( s t & ( uint8_t ) 0x04 ) ; // Mask : 00000100b
6 case ’d ’ : r e turn ( s t & ( uint8_t ) 0x08 ) ; // Mask : 00001000b
7 case ’b ’ : r e turn ( s t & ( uint8_t ) 0x10 ) ; // Mask : 00010000b
8 case ’u ’ : r e turn ( s t & ( uint8_t ) 0x20 ) ; // Mask : 00100000b
9 case ’ v ’ : r e turn ( s t & ( uint8_t ) 0x40 ) ; // Mask : 01000000b
10 case ’n ’ : r e turn ( s t & ( uint8_t ) 0x80 ) ; // Mask : 10000000b
11 de f au l t : r e turn 0 ;
12 }
13 }
Setting flags will use the same mask as before, but will instead use a bitwise
OR (|) on the mask and status register. In order to unset a flag, however, a
bitwise AND (&) must be performed on the inverse of our typical mask and the
status register. These bitwise operations and masks are necessary so that the
other flags in the status register do not get overwritten.








new mask 10111111b &
result 00000101b
10
Below is an example of a subroutine to set or unset a flag in the status
register:
1 void s e t_ f l ag ( char f l ag , uint8_t b i t ) {
2 i f ( b i t ) {
3 switch ( f l a g ) {
4 case ’ c ’ : s t |= ( uint8_t ) 0x01 ; break ; // 00000001b
5 case ’ z ’ : s t |= ( uint8_t ) 0x02 ; break ; // 00000010b
6 case ’ i ’ : s t |= ( uint8_t ) 0x04 ; break ; // 00000100b
7 case ’d ’ : s t |= ( uint8_t ) 0x08 ; break ; // 00001000b
8 case ’b ’ : s t |= ( uint8_t ) 0x10 ; break ; // 00010000b
9 case ’u ’ : s t |= ( uint8_t ) 0x20 ; break ; // 00100000b
10 case ’ v ’ : s t |= ( uint8_t ) 0x40 ; break ; // 01000000b
11 case ’n ’ : s t |= ( uint8_t ) 0x80 ; break ; // 10000000b
12 de f au l t : break ;
13 }
14 } e l s e {
15 switch ( f l a g ) {
16 case ’ c ’ : s t &= ~( uint8_t ) 0x01 ; break ; // 11111110b
17 case ’ z ’ : s t &= ~( uint8_t ) 0x02 ; break ; // 11111101b
18 case ’ i ’ : s t &= ~( uint8_t ) 0x04 ; break ; // 11111011b
19 case ’d ’ : s t &= ~( uint8_t ) 0x08 ; break ; // 11110111b
20 case ’b ’ : s t &= ~( uint8_t ) 0x10 ; break ; // 11101111b
21 case ’u ’ : s t &= ~( uint8_t ) 0x20 ; break ; // 11011111b
22 case ’ v ’ : s t &= ~( uint8_t ) 0x40 ; break ; // 10111111b
23 case ’n ’ : s t &= ~( uint8_t ) 0x80 ; break ; // 01111111b





Decimal mode allows binary coded decimal (BCD) numbers to be directly op-
erated upon by arithmetic instructions. A BCD number is a special way of
representing base 10 numbers in hardware. A byte, which is made up of 8 bits,
can store 256 different values, from 0 to 255 (or 0x00 to 0xff in hex). However,
for a BCD number, a byte only represents 100 different values, from 0 to 99.
In the case of the 6502, it stores the tens digit in the upper 4 bits of a byte,
and stores the ones digit in the lower 4 bits of a byte. Values that go above 99
are considered invalid.13 Here’s an example of what decimal mode would look
like in 6502 assembly:
1 SED ; Turn on decimal mode
2 LDA #$45 ; Load the base 10 ( decimal ) va lue 45 in to the
accumulator
4.6 Interrupts
The MOS 6502 has 2 types of interrupts. The first, is a normal interrupt, which
can be disabled with a flag. The second, is a non-maskable interrupt, meaning
it can never be disabled. Interrupts should be checked for on each clock cycle,
provided an instruction is not currently running. If an instruction is running,
the CPU will finish running it before checking for an interrupt.
13. "Decimal Mode", 6502.org, Bruce Clark, September 12 2016, April 24 2020, http://www.
6502.org/tutorials/decimal_mode.html
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It is important to mention that interrupts use some constant values, which
are hardcoded into the 6502. For instance, the stack of the 6502 is 256 bytes
in size which resides at page 0x01 in memory.14 Interrupts will also jump to
hardcoded locations, which will hold the new value of the program counter.
When an interrupt occurs, the current program counter and current status reg-
ister are written to the stack. Some flags get set to indicate an interrupt has
occurred, then the new program counter is read in from the hardcoded location
in memory.
The interrupt function is quite simple to implement, see below:
1 void i n t e r r up t ( ) {
2 i f ( ge t_f lag ( ’ i ’ ) ) {
3 r e turn ;
4 }
5 // Store the program counter on the s tack (must s t o r e high byte
then low byte s epara t e ly , because the program counter i s 2
bytes )
6 uint8_t hi_byte = ( uint8_t ) ( pc >> 8) ;
7 uint8_t lo_byte = ( uint8_t ) pc ;
8 ram [0 x0100 + ( sp−−) ] = hi_byte ;
9 ram [0 x0100 + ( sp−−) ] = lo_byte ;
10
11 // Store the s t a tu s r e g i s t e r on the s tack
12 ram [0 x0100 + ( sp−−) ] = s t ;
13
14 // Read in the new program counter from a hardcoded address
15 lo_byte = ram [0 x f f f e ] ;
16 hi_byte = ram [0 x f f f f ] ;
17 pc = ( ( hi_byte << 8) | lo_byte ) ;
18
19 // Set some f l a g s
20 s e t_ f l ag ( ’ i ’ , 1) ;
21 s e t_ f l ag ( ’b ’ , 1) ;
22 }
A non-maskable interrupt function would be the exact same, except that it
would not check to see if the interrupt flag was set in the status register, and
the address it jumps to is 0xfffa.15
4.7 Addressing Modes
The 6502 has 13 addressing modes in total, all of which are covered in this
section. Some addressing modes have also been supplemented with example
6502 assembly, diagrams, and C/C++ code for convenience.
4.7.1 Implicit (IMP)
The implicit addressing mode is used for instructions which imply what data to
operate on. For instance, the CLC instruction, which clears the carry bit, only
requires the processor to address a single bit in the status register.
14. "Stack", Nesdev Wiki, Nes Dev, March 27 2015, April 24 2020, https://wiki.nesdev.com/
w/index.php/Stack




Many arithmetic instructions can be called in this addressing mode to operate
directly upon the accumulator register. This is useful, since the accumulator is
typically used for mathematical operations anyway.
4.7.3 Immediate (IMM)
Many instructions will implement immediate addressing mode. This allows a
constant, predefined value to be used in place of an address in memory. The
value must be an 8-bit number of course. When coding in 6502 assembly, a
constant may be used by prefixing a value with the ’#’ character, like so:
1 ADC #22 ; Add a value to the accumulator
2 LDX #88 ; Load the value 88 in to the X reg .
4.7.4 Zero Page (ZP)
Pages are a way to organize memory in a computer. The 6502 uses 16-bit
addressing, meaning it can address any locations from 0x0000 to 0xffff. In the
6502, pages are referred to as the high byte of an address. For instance, given
the address 0x275f, the page would be 0x27. The low byte of the address, which
in this case is 0x5f, is the offset into the page. In this way, the 6502 can address
256 pages, which each have 256 memory locations. The very first page, which
runs from 0x0000 to 0x00ff, is called the zero page.
Zero page addressing is important, as it allows programs to save space, in
addition to saving CPU time. This is because using an instruction in zero page
addressing mode only requires 1 byte of data, as opposed to typical 2 bytes
needed for 16-bit addressing.
1 LDX $00 ; Load the X reg . w/ the value at memory l o c a t i o n 0x0000
2 LDY $42 ; Load the Y reg . w/ the value at memory l o c a t i o n 0x0042
Implementation of a ZP addressing mode function in C/C++:
1 uint16_t zp ( ) {
2 uint16_t address ;
3 address = ( uint8_t )ram [ pc++]
4 r e turn address ;
5 }
4.7.5 Zero Page With X Offset (ZP,X)
This is the same as ZP mode, except that the address provided will be offset
by the value in the X register.
1 LDX #8 ; Load the X reg . w/ the value 8
2 LDA $42 ,X ; Load the accumulator w/ the value at memory l o c a t i o n
0x0042 + X => 0x0042 + 0x08 => 0x004a
In situations where adding the provided address and offset together exceed
the number of addresses in the zero page (that is, the resulting address is greater
than 0xff), the final address will be wrapped around, and will not go to the next
page.
13
1 LDX #$80 ; Load the X reg . w/ the value 0x80
2 LDA $f2 ,X ; Load the accumulator w/ the value at memory l o c a t i o n
0 x00f2 + X => 0x0042 + 0x80 => 0x0172 (wrap around ) => 0x0072
Implementation of a ZP,X addressing mode function in C/C++:
1 uint16_t zpx ( ) {
2 uint16_t address ;
3 uint8_t zp_addr = ram [ pc++];
4 zp_addr += x ; // Wil l automat i ca l l y wrap around i f g r e a t e r than 0
x f f s i n c e t h i s i s a uint8_t
5 address = ( uint8_t ) zp_addr ;
6 r e turn address ;
7 }
4.7.6 Zero Page With Y Offset (ZP,Y)
This is the exact same as ZP,X mode except it uses the value in the Y register
to compute the offset, rather than the X register.
Implementation of a ZP,Y addressing mode function in C/C++:
1 uint16_t zpy ( ) {
2 uint16_t address ;
3 uint8_t zp_addr = ram [ pc++];
4 zp_addr += y ; // Wil l automat i ca l l y wrap around i f g r e a t e r than 0
x f f s i n c e t h i s i s a uint8_t
5 address = ( uint8_t ) zp_addr ;
6 r e turn address ;
7 }
4.7.7 Relative (REL)
Relative addressing mode is only used by branching instructions. In this ad-
dressing mode, an 8 bit offset is added to the program counter. This value
cannot exceed positive 127, and cannot be lower than negative 128. In other
words, branching instructions may only branch to relatively nearby addresses.
4.7.8 Absolute (ABS)
In this addressing mode, both the page and offset into the page are specified.
Note that absolute addressing can access memory locations in the zero page.
However, it should not typically be used for this, as ZP mode has space and
speed advantages over this method.
1 LDX $428f ; Load the X reg . w/ the value at memory l o c . 0 x428f
2 LDY $ f f 4 f ; Load the Y reg . w/ the value at memory l o c . 0 x f f 4 f
3 LDA $003d ; Load the accumulator w/ the value at memory l o c a t i o n
0x003d
Implementation of an ABS addressing mode function in C/C++:
1 uint16_t abs ( ) {
2 uint16_t address ;
3 uint8_t lo_byte = ram [ pc++];
4 uint8_t hi_byte = ram [ pc++];
5 address = ( ( hi_byte << 8) | lo_byte ) ;
6 r e turn address ;
7 }
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4.7.9 Absolute With X Offset (ABS,X)
This is the same as ABS mode, except that the address provided will be offset
by the value in the X register. Also, there is no wrap around for pages, like with
ZP,X mode.
1 LDX #$88 ; Store 0x88 in the X reg .
2 LDA $2200 ,X ; Load the accumulator w/ the value at memory
l o c a t i o n 0x2200 + X => 0x2200 + 0x88 => 0x2288
Implementation of an ABS,X addressing mode function in C/C++:
1 uint16_t absx ( ) {
2 uint16_t address ;
3 uint8_t lo_byte = ram [ pc++];
4 uint8_t hi_byte = ram [ pc++];
5 address = ( ( hi_byte << 8) | lo_byte ) ;
6 address += x ;
7 r e turn address ;
8 }
4.7.10 Absolute With Y Offset (ABS,Y)
This is the same as ABS,X mode, except it uses the value in the Y register to
compute the offset, rather than the X register.
Implementation of an ABS,Y addressing mode function in C/C++:
1 uint16_t absy ( ) {
2 uint16_t address ;
3 uint8_t lo_byte = ram [ pc++];
4 uint8_t hi_byte = ram [ pc++];
5 address = ( ( hi_byte << 8) | lo_byte ) ;
6 address += y ;
7 r e turn address ;
8 }
4.7.11 Indirect (IND)
Figure 4.2: Example of the JMP instruction using indirect addressing.
Indirect addressing is the 6502’s way of implementing pointers. The JMP
(Jump) instruction is the only one to use this addressing mode.16 The provided
16. "Addressing Modes", Obelisk, Andrew Jacobs, December 28 2003, April 24 2020, http:
//www.obelisk.me.uk/6502/addressing.html
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address actually contains the location of a different address, where the real value
is stored. The next two addressing modes IDX and IDY will work in similar
fashions. Figure 4.2 shows how the low byte and high byte are extracted to get
the new address to jump to.
1 JMP ( $2201 )
Implementation of an IND addressing mode function in C/C++:
1 uint16_t ind ( ) {
2 uint16_t address ;
3 uint8_t lo_byte = ram [ pc++];
4 uint8_t hi_byte = ram [ pc++];
5 address = ( ( hi_byte << 8) | lo_byte ) ;
6 r e turn address ; // This i s now the address the JMP i n s t r u c t i o n
w i l l jump to , and s t a r t execut ing here
7 }
4.7.12 Indexed Indirect (IDX)
Figure 4.3: Index indirect addressing address translation.
This mode is used with a zero page address. The provided zero page address
is offset with the value of the X register, to get a new zero page address. This
offset will have wrap around, meaning that it cannot go beyond the zero page.
Then, that new zero page address stores the lower byte of a location in memory
where the actual data is. Figure 4.3 provides a visual for how the address gets
translated into data.
1 LDX #$02 ; Load the value 0x02 in to the X reg .
2 LDA ( $08 ,X)
16
Implementation of an IDX addressing mode function in C/C++:
1 uint16_t idx ( ) {
2 uint16_t address ;
3 uint8_t supplied_zp_addr = ram [ pc++];
4 uint8_t o f f s e t = x + supplied_zp_addr ; // Wil l automat i ca l l y wrap
around i f g r e a t e r than 0 x f f s i n c e t h i s i s a uint8_t
5 uint8_t lo_byte = ram [ o f f s e t ] ;
6 uint8_t hi_byte = ram [ o f f s e t + 1 ] ;
7 address = ( ( hi_byte << 8) | lo_byte ) ;
8 r e turn address ; // This i s now the r e a l address , and a meaningful
va lue can be ext rac t ed from th i s l o c a t i o n in memory
9 }
4.7.13 Indirect Indexed (IDY)
Figure 4.4: Index indirect addressing address translation.
This mode is also used with a zero page address. However, rather than
offsetting the zero page address to get the location of the low byte of a 16-bit
address, the 16-bit address is read in first, then that address is what gets offset
by the value in the Y register. Figure 4.4 provides a visual for how the address
gets translated into data.
1 LDX #$02 ; Load the value 0x02 in to the X reg .
2 LDA ( $04 ) ,Y
Implementation of an IDY addressing mode function in C/C++:
1 uint16_t idy ( ) {
2 uint16_t address ;
3 uint8_t lo_byte_loc = ram [ pc++];
4 uint8_t lo_byte = ram [ lo_byte_loc ] ;
5 uint8_t hi_byte = ram [ lo_byte_loc + 1 ] ;
6 address = ( ( hi_byte << 8) | lo_byte ) ;
7 address += y ; // Ca l cu la te the o f f s e t , no need to wrap around
8 r e turn address ; // This i s now the r e a l address , and a meaningful




So far, everything has been relatively simple to implement in C/C++. However,
there is something that still needs to be discussed, which is how many cycles
an instruction will take to complete. In figure 4.1, the second number in each
square signifies how many clock cycles the CPU needs to execute that particular
instruction. Some of these numbers have a star next to them. This means that
those instructions may take 1 additional clock cycle to run, if a certain condition
is met. For most instructions, this condition is whether or not a page boundary
was crossed.
For an example, take the ABS,X addressing mode. This mode will take an
address, then offset it by the value in the X register. Now, imagine that the X
register has the value 0x80 currently stored in it, and the address that X will be
added to is 0x228f. Now, 0x228f + 0x80 => 0x230f, and 0x2300 is a different
page than 0x2200. So, the emulator needs to indicate whether or not a page
boundary was crossed. This is easy enough to do with a global variable. Have
a look at the new ABS,X addressing mode function:
1 uint8_t f l i p p ed = 0 ; // Global v a r i ab l e to s t o r e i f a page boundary
was c ro s s ed
2 . . .
3 uint16_t absx ( ) {
4 uint16_t address ;
5 uint8_t lo_byte = ram [ pc++];
6 uint8_t hi_byte = ram [ pc++];
7 address = ( ( hi_byte << 8) | lo_byte ) ;
8 address += x ;
9 i f ( hi_byte < ( uint8_t ) ( ( address & 0 x f f 0 0 ) >> 8) ) {
10 f l i p p e d = 1 ;
11 }
12 r e turn address ;
13 }
The flipped variable must be reset after each instruction, which can be han-
dled by the tick() function:
1 void t i c k ( ) {
2 . . .




As previously stated, this paper will not go into detail on every single instruc-
tion. This is because most instructions are quite trivial to implement, and many
instructions are quite similar. For instance, have a look at the C/C++ func-
tion which implements the LDA (Load Accumulator) instruction using absolute
addressing:
1 /∗
2 Opcode : $AD
3 I n s t r u c t i o n : LDA
4 Addr Mode : ABS
5 ∗/
6 void _ad( ) {
7 uint16_t address = abs ( ) ;
8 a = ram [ address ] ;
9 c y c l e s = 4 ;
10 i f ( f l i p p e d ) {
11 c y c l e s += 1 ;
12 }
13 s e t_ f l ag ( ’n ’ , a & 0x80 ) ; // Check i f high b i t o f accumulator i s
1 , i f so , p o s s i b l e negat ive value
14 s e t_ f l ag ( ’ z ’ , ! a ) ; // Check i f the accumulator i s 0
15 c y c l e s = 4 ;
16 }
It is also worth mentioning that there are numerous sources online which
detail all the 6502 CPU instructions. The one that’s been primarily referenced
throughout this paper is from 6502.org.17 Below are some more example in-
struction functions.
4.9.1 SED
This function simply sets the decimal flag in the status register. Other instruc-
tions which follow a similar format are CLC, SEC, CLI, SEI, CLV, and
CLD.
1 /∗
2 Opcode : $F8
3 I n s t r u c t i o n : SED
4 Addr Mode : IMP
5 ∗/
6 void _f8 ( ) {
7 s e t_ f l ag ( ’d ’ , 1) ;
8 c y c l e s = 2 ;
9 }




This function performs a bitwise OR (|) with the accumulator. Other instruc-
tions which follow a similar format are AND, and EOR.
1 /∗
2 Opcode : $15
3 I n s t r u c t i o n : ORA
4 Addr Mode : ZP,X
5 ∗/
6 void _15 ( ) {
7 uint16_t address = zpx ( ) ;
8 a |= ram [ address ] ;
9 c y c l e s = 4 ;
10 s e t_ f l ag ( ’n ’ , a & 0x80 ) ; // Check i f high b i t o f accumulator i s
1 , i f so , p o s s i b l e negat ive value
11 s e t_ f l ag ( ’ z ’ , ! a ) ; // Check i f the accumulator i s 0




16 Opcode : $11
17 I n s t r u c t i o n : ORA
18 Addr Mode : IDY
19 ∗/
20 void _11 ( ) {
21 uint16_t address = idy ( ) ;
22 a |= ram [ address ] ;
23 c y c l e s = 4 ;
24 i f ( f l i p p e d ) {
25 c y c l e s += 1 ;
26 }
27 s e t_ f l ag ( ’n ’ , a & 0x80 ) ; // Check i f high b i t o f accumulator i s
1 , i f so , p o s s i b l e negat ive value
28 s e t_ f l ag ( ’ z ’ , a | 0x00 ) ; // Check i f the accumulator i s 0
29 c y c l e s = 5 + f l i p p ed ;
30 }
4.9.3 TAX
This functions copies the contents of the accumulator to the X register. In-
structions which follow a similar format are TXA, DEX, INX, TAY, TYA,
DEY, and INY.
1 /∗
2 Opcode : $AA
3 I n s t r u c t i o n : TAX
4 Addr Mode : IMP
5 ∗/
6 void _aa ( ) {
7 x = a ;




This function adds a value to the accumulator with carry. There is no way
to add without a carry on the 6502. This function is little more difficult to
implement then the previous ones, because checking for overflow is not an easy
task. The high bit of the accumulator and the number being added to it must
be recorded. If both numbers have the same high bit, but the result of their
addition does not, then there is an overflow. The other instruction which follows
a similar format to this is SBC.
1 /∗
2 Opcode : $65
3 I n s t r u c t i o n : ADC
4 Addr Mode : ZP
5 ∗/
6 void _65 ( ) {
7 // Get the value to add
8 uint16_t address = zp ( ) ;
9 uint8_t v = ram [ address ] ;
10
11 // Record the h i b i t o f v and a
12 uint8_t hi_bit_a = ( ( a & 0x80 ) >> 7) ;
13 uint8_t hi_bit_v = ( ( v & 0x80 ) >> 7) ;
14
15 // Perform the add i t i on
16 uint16_t r e s = a + v ;
17 a = ( uint8_t ) ( r e s & 0 x00 f f ) ;
18
19 // Add 1 i f the car ry f l a g i s s e t
20 i f ( ge t_f lag ( ’ c ’ ) ) {
21 a += 1 ;
22 }
23
24 // Set car ry f l a g i f the r e i s a car ry
25 s e t_ f l ag ( ’ c ’ , r e s > 255) ;
26
27 // Check f o r over f low , and s e t f l a g i f an over f l ow has occurred
28 uint8_t hi_bit_a_res = ( ( a & 0x80 ) >> 7) ;
29 i f ( hi_bit_a == hi_bit_v && hi_bit_a != hi_bit_a_res ) {
30 s e t_ f l ag ( ’ v ’ , 1) ;
31 }
32
33 // Set the other f l a g s
34 s e t_ f l ag ( ’n ’ , hi_bit_a_res ) ;
35 s e t_ f l ag ( ’ z ’ , a | 0x00 ) ;
36
37 c y c l e s = 3 ;
38 }
4.9.5 Opcode Table
A simple solution for mapping opcodes to functions, is to create an array of
function pointers with 256 indexes. Each index in the array will represent an
opcode, and the value of that that index will be a function pointer. Now, not
all values (0x00 - 0xff) have a legal instruction associated with them. So there
should also be a dummy function, which simply does nothing.
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Take a look at the example below:
1 // Create array with 256 e n t r i e s to s t o r e opcodes
2 void (∗ opcodes [ 2 5 6 ] ) ( ) ;
3
4 // I n s t r u c t i o n func t i on s
5 void _00 ( ) ;
6 void _01 ( ) ;
7 void _02 ( ) ;
8 . . .
9 void _fd ( ) ;
10 void _fe ( ) ;
11 void _ff ( ) ;
12 void _na( ) ; // Dummy func t i on
13
14 void in i t_opcodes ( ) {
15 opcodes [ 0 x00 ] = _00 ;
16 opcodes [ 0 x01 ] = _01 ;
17 opcodes [ 0 x02 ] = _na ; // 0x02 i s not a va l i d opcode , so map t h i s
to the dummy func t i on
18 . . .
19 opcodes [ 0 xfd ] = _fd ;
20 opcodes [ 0 x f e ] = _fe ;
21 opcodes [ 0 x f f ] = _na ;
22 }
23
24 void _na( ) {
25 r e turn ;
26 }
Now the reset() function can be updated to call instructions.
1 void r e s e t ( uint16_t vec to r ) {
2 pc = vecto r ;
3 whi le (1 ) {
4 uint8_t i n s t = ram [ pc++]; // Fetch the next i n s t r u c t i o n
5 (∗ opcodes [ i n s t ] ) ( ) ; // Use i n s t to index in to the opcode tab l e
and c a l l the appropr ia t e i n s t r u c t i o n func t i on




All in all, replicating the functionality of a MOS 6502 microprocessor is quite
simple in a modern language such as C or C++. Modern computers are more
than fast enough to easily run older 8-bit processors, and so code optimization
(for speed), is hardly even a factor that needs to be considered. As mentioned
above, the MOS 6502 ran between 1 MHz and 3 MHz. Modern CPUs from
companies like Intel or AMD can run at speeds up to 5 GHz, over 1000 times
faster than MOS 6502 running at top speed. With the fundamentals of the MOS
6502 covered in this paper, an emulator based off these concepts could easily
be setup to run code for an Apple II, Commodore 64, NES, or just about any
computer which uses a MOS Technology 6502.
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